LCD DISPLAY CONTROLLER APPLICATION BY DYNAMICALLY RECONFIGURABLE PLL USING NIOS II
نویسندگان
چکیده
منابع مشابه
Multimedia Decoder Using the Nios II Processor
Design Introduction Our design target was to build a low-cost, high-performance H.264 decoder with a prototype H.264 decoder created using multiple small FPGAs. H.264 is a computationally complex, advanced video standard for achieving high compression ratios. To cater to the needs of high throughput applications such as HDTV, which requires 216,000 macroblocks/second of throughput, designers us...
متن کاملGPS Time Reception Using Altera SOPC Builder and Nios II: Application in Train Positioning
As functional integration has increased in hand-held consumer devices features such as Global Positioning System (GPS) receivers have been embedded in increasingly more devices in recent years. For example, the train positioning system based on GPS provides an integrated positioning solution which can be used in many rail applications without a cost intensive infrastructure. The network built i...
متن کاملReconfigurable PLL for Digital System
Low power and high throughput digital systems are required in the number of applications such as Computer Graphics, Virtual Reality, System Control, Image Processing, and Digital Signal Processing etc. The various approaches suggested by researchers for power efficient high throughput architectures include pipelining, parallelism, retiming, folding-unfolding, using multiprocessor environment et...
متن کاملLow-Power LCD Display Systems
Despite the limited power available in a battery-operated mobile embedded system, its display must have an enough resolution and sufficient color depth to support quality graphical user interfaces and multimedia applications. An LCD (Liquid Crystal Display) is a standard display device, and a color TFT (Thin-Film Transistor) LCD is common even in a low-cost equipment. An LCD display system is c...
متن کاملSoftware Fault Tolerance Using Dynamically Reconfigurable FPGAs
An emerging class of Field-Programmable Gate Arrays (FPGAs) permits partial reconnguration of the device without disturbing the rest of the array { even while the device is operating. Dynamic device reconnguration allows novel approaches to the migration of algorithms from software to hardware. New simulation tools are required in order to fully exploit the FPGA's versatility. We demonstrate ho...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Electronics Signals and Systems
سال: 2013
ISSN: 2231-5969
DOI: 10.47893/ijess.2013.1139